The Sony PlayStation 3 hack deciphered: what consumer-electronics designers can learn from the failure to protect a billion-dollar product ecosystem
Mike Borza, Elliptic Technologies
EDN (May 19, 2011)
What threats are designers of consumer-electronic products up against when trying to secure their platforms against attacks? A robust platform security system that begins with a clear set of security objectives is key to meeting the attacker challenge and surviving and recovering from similar onslaughts.
The Sony lawsuit against George Hotz (aka "GeoHot"), one of the hackers from the "fail0verflow" team responsible for the hack that opened up the PS3 (PlayStation 3) gaming and media console, has been settled, but at this time, controversy continues to swirl around the incident and the hacker involved. The settlement brings to a close the latest chapter in a lengthy process to completely break down the console's security system, which began with the announcement at 27C3 (the 27th Chaos Computing Congress) in December 2010 that the group had obtained the root code-signing keys on the platform. This conquest, in turn, allowed group members to install any software of their choice on PS3 consoles, in effect obtaining total control of the platform.
The PS3 hack is similar to many attacks on security systems: It is not really one hack, but rather an incremental series of attacks made over a period of time, which successively defeat various security subsystem features via a variety of techniques. These kinds of attacks often take place over many days or weeks and use knowledge gained in each successful stage to advance to the next stage. For example, one of the earliest initiatives was a physical attack that induced glitches on the memory bus, enabling the hackers to take control of the operating system and perform additional investigations. The PS3 hack can teach designers much about how to approach and plan platform security.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- 3+ ways to design reconfigurable algorithm accelerator in IP block
- Designing Using the AMBA (TM) 3 AXI (TM) Protocol -- Easing the Design Challenges and Putting the Verification Task on a Fast Track to Success
- Enabling Rapid Adoption of the AMBA 3 AXI Protocol-based Design with Synopsys DesignWare IP
- How to use UML in your SoC hardware/software design: Part 3
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference