DDR3 IP

Welcome to the ultimate DDR3 IP hub! Explore our vast directory of DDR3 IP
All offers in DDR3 IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 47 DDR3 IP from 13 vendors (1 - 10)
  • DDR3 Controller
    • Maximizes bus efficiency via look-ahead command processing, bank management, auto-precharge and additive latency support
    • Latency minimized via parameterized pipelining
    • Achieves high clock rates with minimal routing constraints
    • Supports full-rate and half-rate clock operation
    • Multi-mode controller support
    Block Diagram -- DDR3 Controller
  • DDR PHY
    • DDR5/4/3 training with write-leveling and data-eye training
    • Optional clock gating available for low-power control
    • Internal and external datapath loop-back modes
    • I/O pads with impedance calibration logic and data retention capability
    • Programmable per-bit (PVT compensated) deskew on read and write datapaths
    • RX and TX equalization for heavily loaded systems
    Block Diagram -- DDR PHY
  • DDR2 & DDR3 Fault Tolerant Memory Controller
    • Configurable to have multiple AHB ports with concurrent accesses to different memory banks
    • 96-, 64- or 32-bits interface towards SDRAM
    Block Diagram -- DDR2 & DDR3 Fault Tolerant Memory Controller
  • DDR3 Monitor Verification IP
    • Supports DDR3 memory devices from all leading vendors
    • Quickly validates the implementation of the DDR3 standard
    • Constantly monitors DDR3 behavior during simulation
    • Checks for following
    Block Diagram -- DDR3 Monitor Verification IP
  • GDDR3 Synthesizable Transactor
    • Supports 100% of GDDR3 protocol standard
    • Supports all the GDDR3 commands as per the specs
    • Supports all types of timing and protocol violation detection
    • Supports all mode registers programming
    Block Diagram -- GDDR3 Synthesizable Transactor
  • DDR3 DFI Synthesizable Transactor
    • Compliant with DFI version 2.0 or higher Specifications.
    • DFI-DDR3 Applies to :
    • DDR3 protocol standard JESD79-3F Specification
    • Supports all the Interface Groups.
    Block Diagram -- DDR3 DFI Synthesizable Transactor
  • DDR3L Synthesizable Transactor
    • Supports 100% of DDR3L protocol standard 8Gb DDR3L.pdf
    • Supports all the DDR3L commands as per the specs
    • Supports up to 8 GB device density
    • Supports 8 internal banks
    Block Diagram -- DDR3L Synthesizable Transactor
  • DDR3 3DS Synthesizable Transactor
    • Supports 100% of DDR3 3DS protocol standard JESD79-3-3
    • Supports all the DDR3 3DS commands as per the specs
    • Supports up to 64GB device density
    • Supports 64 internal banks
    Block Diagram -- DDR3 3DS Synthesizable Transactor
  • DDR3 Synthesizable Transactor
    • Supports 100% of DDR3 protocol standard JESD79-3F
    • Supports all the DDR3 commands as per the specs
    • Supports up to 8 GB device density:
    • Supports following devices:
    Block Diagram -- DDR3 Synthesizable Transactor
  • DDR3 DFI Verification IP
    • Compliant with DFI version 2.0 or higher Specifications.
    • DFI-DDR3 Applies to :
    • DDR3 protocol standard JESD79-3F Specification
    • Supports all the Interface Groups.
    Block Diagram -- DDR3 DFI Verification IP
×
Semiconductor IP