New World Synphony
October 19, 2009
It was only a couple of weeks ago that I was writing about software-signoff and FPGAs. I mentioned that Synopsys didn’t really have any high-level synthesis. Rumor has it that they do have sequential formal verification in development. Anyway, on Monday they announced Synphony which they position as high-level synthesis. Synopsys has musical product names now, not just Cadence.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related Blogs
- Synopsys Synphony Synopsis
- Key Considerations for Addressing Multi-Die System Verification Challenges
- Embracing Multi-Die Systems and Photonics for Aerospace and Government Applications
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security