NEC architects - around mixed-signal roadblocks
February 12, 2010
Two papers presented by NEC Electronics at the International Solid State Circuits Conference this week illustrate the extent to which mixed-signal designers are turning to architectural innovation to go where scaling can no longer take them. An all-digital phase-locked loop (PLL) breaks out of the envelope to reach a new power-vs.-noise operating point. And a 16 Gbit transceiver design in 90nm CMOS demonstrates that architectural changes can overcome fundamental timing limits in decision-feedback equalizers (DFEs.)
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- 70% of re-spin issues are AMS in nature: How mixed-signal design can mess up a perfectly good SoC
- How to Design Analog/Mixed Signal (AMS) at 28nm
- Real Number Model Development and Application in Mixed-Signal SoC Verification
- Mixed Signal Design IP Embraces Metric-Driven Verification Using RNM
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms