How to Design Analog/Mixed Signal (AMS) at 28nm
Wireless, networking, storage, computing and FPGA applications have been moving aggressively to advanced process nodes to take advantage of lower power consumption, improved performance and area reduction. Today, most of these applications integrate a significant amount of analog/mixed signal (AMS) or RF together with digital circuits. Since AMS often occupies over 50% of the chip area, applying traditional, conservative approaches when migrating to an advanced node diminishes and possibly eliminates these benefits.
Due to significant changes in physical effects and device performance, a simple migration to next node is not practical. AMS circuits need to be optimized and often completely redesigned to meet performance specs. This requires design companies to have an AMS IP flow fully ready at the same time as, or even earlier than, the digital flow in order to realize silicon at advanced process nodes.
A survey of 561 predominantly analog and mixed-signal designers and CAD engineers from over 150 companies, collected during Cadence worldwide Mixed-Signal Seminars in March 2011, confirmed that 65nm has became mainstream for mixed-signal. The survey also showed strong AMS design activity at 40 and 28nm.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- How to Safeguard Automotive OTA Updates at Scale
- How to Shift Left on Low-Power Design Verification, Early and Quickly
- How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
- How to Augment SoC Development to Conquer Your Design Hurdles
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?