Memory BISTing Your SoC
Memory Built-In Self-Test (BIST) has existed for as long as there have been modern SoCs. With today’s advanced SoCs containing literally hundreds and even thousands of SRAM memories, clustered in many memory subsystems throughout the SoC, both memory BIST as well as Built-In-Self-Repair (BISR) technology are increasingly important to insure the highest possible yield. System-on-chip designs are tailored for the optimal power, performance, area (PPA) and cost for a specific target application. To meet these increasingly challenging goals, designers are implementing solutions using multiple power domains, allowing the memory to run at high speed while conserving power in the periphery. These factors, combined with the different types of memories, including high density and high speed; single port, multi-port, register files and ROMs add to the complex task of ensuring the SoC performs to specification, and doesn’t limit yield in high volume production.
Related Semiconductor IP
- A memory BIST solution which has been optimized for Dolphin memories
- DDRx Bist Controller with I2C slave and multi-channel AMBA master
Related Blogs
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- What's a memory booster, and how does it ease SoC bottlenecks
- Solve SoC Bottlenecks with Smart Local Memory in AI/ML Subsystems
- SSD Interfaces and Performance Effects
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?