Synopsys introduces Matlab-to-RTL synthesis path for datapaths
October 14, 2009
Leveraging high-level synthesis technology developed at Synplicity, Synopsys this week introduced a unique approach for generating synthesizable datapath RTL from algorithm descriptions in the Matlab environment. Unlike other high-level synthesis tools, which start with a system description in SystemC or another C dialect, Synopsys's Synphony tool starts with the native scripting language of Mathworks Matlab, M-files. Synopsys refers to this mathematics-like scripting as the M Language, which is not to be confused with the M (or MUMPS) language used to develop database applications.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Forte's acquisition of Arithmatica could open a new style for datapath design
- BDTI unveils FPGA C-synthesis certification: Can C beat RTL?
- When Will We Move From RTL to TLM? I Need to Know!
- Is it time to start using high-level synthesis?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?