When Will We Move From RTL to TLM? I Need to Know!
My esteemed colleague, Steve Brown, recently wrote a well-thought piece trying to forecast what it will take to move the bulk of design from RTL abstraction to transaction-level modeling (TLM). He uses the gate-level to RTL migration as a reference point so that we can learn from history.
He lists a lot of factors that enabled the mainstream shift from gate-level to RTL, and sketches out a similar list of what would be required to move from RTL to TLM. It's a long list. Having worked in the logic design area of EDA since roughly 1993, I'd like to offer my own take. And given that I'm product manager of a product named "RTL Compiler", I have a personal interest in understanding this.
To read the full article, click here
Related Semiconductor IP
- Complete, PQC-focused, Root-of-Trust security solution
- xSPI (Expanded Serial Peripheral Interface) Verification IP
- XMBus Verification IP
- XLGMII 40G Ethernet Verification IP
- 10G XAUI/10GBase-KX4 Ethernet Verification IP
Related Blogs
- BDTI unveils FPGA C-synthesis certification: Can C beat RTL?
- De-Mystifying SystemC: What is TLM?
- Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
- TLM: The Year in Review, and Trends for 2012