Forte's acquisition of Arithmatica could open a new style for datapath design
September 29, 2009
By acquiring datapath tool and consulting specialists Arithmatica, C-level synthesis vendor Forte Design Systems has potentially added a new dimension to the capabilities of their Cynthesizer SystemC-to-RTL tool. But the longer-term impact may be to change the way datapath specialists do their work.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Fast Track to a reconfigurable ASIC design
- FD-SOI: Can I Design It and Manufacture It?
- ARM IP and Intel Custom Foundry collaboration: A new era for premium mobile design
- Design IP Growth Is Fueling 94% of EDA Expansion
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms