Forte's acquisition of Arithmatica could open a new style for datapath design
September 29, 2009
By acquiring datapath tool and consulting specialists Arithmatica, C-level synthesis vendor Forte Design Systems has potentially added a new dimension to the capabilities of their Cynthesizer SystemC-to-RTL tool. But the longer-term impact may be to change the way datapath specialists do their work.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- The Design that Made ARM
- CEVA Royalty Revenues in 2015 Supports Future IoT Design Win
- Rob Aitken of ARM Research on System Design
- Silicon Innovation with New Business Models and Design Strategies
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?