BDTI unveils FPGA C-synthesis certification: Can C beat RTL?
January 19, 2010
With the appearance of higher speeds and more DSP macrocells in low-cost FPGAs, more and more design teams are seeing the configurable chips not as glue, but as a way to accelerate the inner loops of numerical algorithms, either in conjunction with or in place of the traditional DSP chip. It's well understood that encoding critical kernels in an FPGA can increase performance by more than an order of magnitude compare to even the fastest DSP chip, often reducing energy consumption as well.
To read the full article, click here
Related Semiconductor IP
- Complete, PQC-focused, Root-of-Trust security solution
- xSPI (Expanded Serial Peripheral Interface) Verification IP
- XMBus Verification IP
- XLGMII 40G Ethernet Verification IP
- 10G XAUI/10GBase-KX4 Ethernet Verification IP
Related Blogs
- Open ARM-wrestling in FPGAs
- Why FPGA startups keep failing
- Over-interpreting the extended ARM
- Lattice sticks with open RISC