Optimizing ARM SoCs through Core, Memory, Power and Process Improvements
November 16, 2010
ARM sponsored a session at the ARM Technology Conference (Techcon) this year to discuss critical implementation issues for SoC design ranging from high performance ARM processors, SRAM design, SOI, Power and Noise analysis, DFT and BIST, among others. The session featured speakers from ARM, Apache, IBM and Mentor. This aligned with the newly restructured Techcon where the first day focused around silicon design and implementation. It was a fantastic session, of which I had the honor of serving as session chair. The talks were standing room only, with people out the door in a number of cases.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
- ARM's Cortex-A7 and A15: A Performance Versus Power Consumption Optimization Scheme
- Memory BISTing Your SoC
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms