Optimizing ARM SoCs through Core, Memory, Power and Process Improvements
November 16, 2010
ARM sponsored a session at the ARM Technology Conference (Techcon) this year to discuss critical implementation issues for SoC design ranging from high performance ARM processors, SRAM design, SOI, Power and Noise analysis, DFT and BIST, among others. The session featured speakers from ARM, Apache, IBM and Mentor. This aligned with the newly restructured Techcon where the first day focused around silicon design and implementation. It was a fantastic session, of which I had the honor of serving as session chair. The talks were standing room only, with people out the door in a number of cases.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
- ARM's Cortex-A7 and A15: A Performance Versus Power Consumption Optimization Scheme
- Memory BISTing Your SoC
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview