Optimizing ARM SoCs through Core, Memory, Power and Process Improvements
November 16, 2010
ARM sponsored a session at the ARM Technology Conference (Techcon) this year to discuss critical implementation issues for SoC design ranging from high performance ARM processors, SRAM design, SOI, Power and Noise analysis, DFT and BIST, among others. The session featured speakers from ARM, Apache, IBM and Mentor. This aligned with the newly restructured Techcon where the first day focused around silicon design and implementation. It was a fantastic session, of which I had the honor of serving as session chair. The talks were standing room only, with people out the door in a number of cases.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
- ARM's Cortex-A7 and A15: A Performance Versus Power Consumption Optimization Scheme
- Memory BISTing Your SoC
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?