When System Designers Must Care About Silicon IP
Ron Wilson, Altera
January 6, 2016
As systems-on-chips move into next-big-thing markets like autonomous vehicles or the Internet of Things (IoT), SoC designers are facing new kinds of requirements—environmental, life-cycle, reliability, and security, for example—completely foreign to their experience in consumer or communications applications. These requirements, in turn, are changing the way SoC developers must evaluate and integrate intellectual property (IP). And more than ever, developers’ IP decisions are directly affecting the success of their customers, the system developers—through issues that might never appear on an SoC data sheet. Papers at this month’s Design & Reuse IP/SoC Conference shone a spotlight on some of these hidden issues.
To read the full article, click here
Related Semiconductor IP
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- NAND flash Controller using Altera PHY Lite
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
Related White Papers
- When Developing New Silicon IP, Is First Pass Success Possible?
- Careful IP Integration Key to First-Pass Silicon
- Panel concurs: Designers must deliver complete solutions
- What designers need to know about structural test
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience