OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
(01/09/08, 12:37:00 AM EST) -- Embedded.com
Open Core Protocol (OCP) flexibility, configurability and scalability are the key elements making OCP massively used and successful into major electronics markets. Upon these characteristics any IP can adopt the best interface for the connection to the OCP backbone with immediate benefit for bandwidth capability. This has made OCP broadly used in many applications like multimedia, telecom and gaming.
In these consumer market domains, time-to-market the key success factor for products; as a consequence a straightforward and silicon proven verification process aiming at first-time-working SoC becomes mandatory to win over competitors and to avoid silicon re-spins.
In contrast to other protocols, the OCP characteristics offer to system architects an unprecedented added value that must be coupled with powerful and silicon-proven verification techniques like the usage of mature VIP for the validation of functionality of the SoC with OCP on board.
On the other hand, the substantial impossibility to define an OCP conformance test exposes SoC to functional risks, a serious worry for system designers. These risks can be drastically reduced when a solid and comprehensive VIP Qualification Process (QP) is available, because this will ensure best-in-class quality level, a measure of reliability, then robustness.
To read the full article, click here
Related Semiconductor IP
Related White Papers
- Formal, simulation, and AMBA verification IP combine to verify configurable powerline networking SoC
- Plug-n-play UVM Environment for Verification of Interrupts in an IP
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
- Challenges and Benefits of Low Power Design Verification with CPF for a standalone IP
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience