Taking advantage of new low-power modes on advanced microcontrollers
Donald Schneider, Microchip Technology Inc.
EETimes (3/14/2012 1:38 AM EDT)
In general, describing a product as "green" means it has minimal or no harmful effect on the environment. In the case of a product that uses power, green means power use is minimal. But what is meant by "minimal" or "low power" often isn't clearly defined, partly because the requirements for a low-power microcontroller (MCU) vary, depending upon how the MCU will be used.
For example, in a battery-operated thermostat low power is primarily defined by the minimum power mode that allows the device to drive the LCD display; a reduction in power leads to extended battery life. In an electricity meter, low power refers to the active current consumed by the system during operation. An electricity meter also requires the time of day to be maintained regardless of the presence of the system’s primary power supply, for example during a power failure. Thus, MCUs with flexible power modes allow a designer to tailor system operation depending on the application.
In the past, MCUs had an active mode to allow for device operation; idle and doze modes to reduce or eliminate the CPU switching power while allowing the peripherals to operate; and sleep modes that allowed limited peripheral operation with minimal power consumption.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Use open loop analysis to model power converters with multiple feedback paths
- Modelling OCP Interfaces in SystemC: Standards built on top of OSCI's TLM-2
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- Microcontroller Applications -> Microcontrollers craft a networked future
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience