Application Driven Network on Chip Architecture Exploration & Refinement for a Complex SoC
By Jean-Jacques Lecler and Gilles Baillieu, Arteris.
This peer-reviewed technical journal article is published in Springer Verlag's Design Automation for Embedded Systems Journal.
Abstract
This article presents an overview of the design process of an interconnection network, using the technology proposed by Arteris. Section 2 summarizes the various features a NoC is required to implement to be integrated in modern SoCs. Section 3 describes the proposed top-down approach, based on the progressive refinement of the NoC description, from its functional specification (Sect. 4) to its verification (Sect. 8). The approach is illustrated by a typical use-case of a NoC embedded in a hand-held gaming device. The methodology relies on the definition of the performance behavior and expectation (Sect. 5), which can be early and efficiently simulated against various NoC architectures. The system architect is then able to identify bottle-necks and converge towards the NoC implementation fulfilling the requirements of the target application (Sect. 6).
1- On chip interconnect fundamentals
On a SoC, intellectual property blocks (IPs) communicate over an interconnect system using transactions. A transaction is the operation of reading or writing some bytes of data at some addresses in a memory space. Transactions are composed of a request which goes from an initiator to a target and contains at least the address and data in the case of a write operation; and a response flowing back from the target to the initiator, with some status and data in case of read operation. The physical interface between IPs and the interconnect system are sockets, usually synchronous, with a master side and a slave side. A number of different socket protocols have been defined by the SoC industry (OCP, APB, AHB, AXI, STBus, DTL, etc.). Sometimes, transactions have to be converted between the initiator socket and the target socket of an interconnect, for instance if both socket protocols are not identical. Such conversions must preserve the byte transfer semantics, i.e. the functionality of the transaction.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- A Multi-Objective Optimization Model for Energy and Performance Aware Synthesis of NoC Architecture
- An HDTV SoC Based on a Mixed Circuit-Switched / NoC Interconnect Architecture (STBus/VSTNoC)
- 3D IC 2-tier 16PE Multiprocessor with 3D NoC Architecture Based on Tezzaron Technology
- Reconfiguring Design -> C-based architecture assembly supports custom design
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference