LPDDR4 Controller IP

Welcome to the ultimate LPDDR4 Controller IP hub! Explore our vast directory of LPDDR4 Controller IP

All offers in LPDDR4 Controller IP

Filter

Foundries

TSMC (2)

Nodes

12nm (1)
16nm (1)

IP Type

Silicon IP (17)
Verification (6)

Compare 23 LPDDR4 Controller IP from 8 vendors (1 - 10)

LPDDR4X / LPDDR4 Controller
- Maximizes bus efficiency via look-ahead command processing, bank management, and auto-precharge
- Latency minimized via parameterized pipelining
- Achieves high clock rates with minimal routing constraints
- Supports full-rate, half-rate and quarter-rate clock operation
- Multi-mode controller support
LPDDR4/3, DDR4/3 Memory Controller IP
- Compliant with JEDEC standards for LPDDR4/3, DDR4/3
- DRAM rank of up to 4
- Lock-step-based controlling of multiple DRAM devices up to x64 DQ width
- Support for dynamic DRAM frequency scaling
LPDDR4 Synthesizable Transactor
- Supports 100% of LPDDR4 protocol standard JESD209-4,JESD209-4A,JESD209-4B,JESD209-4C,JESD209-4D,JESD209-4X and JESD209-4Y (proposed)
- Supports all the LPDDR4 commands as per the specs
- Supports memory densities upto 32GB
- Supports device types X8 and X16
LPDDR4 DFI Synthesizable Transactor
- Compliant with DFI version 4.0 or 5.0 Specifications.
- Supports LPDDR4 devices compliant with JEDEC LPDDR4 SDRAM Standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4X and LPDDR4Y (Proposed).
- Supports for Read data-eye training
- Supports for Read gate training
LPDDR4 DFI Verification IP
- Compliant with DFI version 4.0 or 5.0 Specifications.
- Supports LPDDR4 devices compliant with JEDEC LPDDR4 SDRAM Standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4X and LPDDR4Y (Proposed).
- Supports for Read data-eye training
- Supports for Read gate training
LPDDR DFI Verification IP
- Compliant with DFI version 2.0 or higher Specifications.
- Supports LPDDR devices compliant with JEDEC LPDDR SDRAM Standard JESD209A-1.pdf and JESD209B.pdf
- Supports all Interface Groups.
- Supports Write Transactions with Data mask
LPDDR4 Controller IIP
- Supports LPDDR4 protocol standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C, JESD209-4X and JESD209-4Y (Proposed) Specification.
- Compliant with DFI version 4.0 or 5.0 Specification.
- Supports up to 16 AXI ports with data width upto 512 bits.
- Supports controllable outstanding transactions for AXI write and read channels
LPDDR Controller IIP
- Supports LPDDR protocol standard and JESD209A-1 and JESD209B Specification
- Compliant with DFI version 2.0 or higher Specification.
- Supports up to 16 AXI ports with data width upto 512 bits.
- Supports controllable outstanding transcations for AXI write and read channels
LPDDR4 Assertion IP
- Specification Compliance
- Supports 100% of LPDDR4 protocol standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4D, JESD209-4X and JESD209-4Y(Proposed).
- Supports all the LPDDR4 commands as per the specs.
- Quickly validates the implementation of the LPDDR4 standard JESD209-4,JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4D, JESD209-4X and JESD209-4Y (Proposed).
LPDDR4 DFI Assertion IP
- Specification Compliance
- Compliant with DFI version 4.0 or 5.0 Specifications.
- Supports LPDDR4 devices compliant with JEDEC LPDDR4 SDRAM Standard JESD209-4, JESD209-4A, JESD209-4B, JESD209-4C (Proposed), JESD209-4X and LPDDR4Y (Proposed).
- Supports for Read data-eye training