1.8V/3.3V Switchable GPIO With 5V I2C Open Drain & Analog in 16/12nm

Overview

16nm & 12nm Flip-Chip IO library with dynamically switchable 1.8V/3.3V GPIO, 5V I2C / SMBUS open-drain cell, 5V OTP cell, 1.8V & 3.3V analog cells, and associated ESD.

A key attribute of this library is its ability to detect and dynamically adjust to a VDDIO supply of 1.8V or 3.3V during system operation. The GPIO cell can be configured as input, output, open-source, or open-drain with an optional internal 50K ohm pull-up or pull-down resistor. Four selectable drive strengths are offered (25-235MHz @1.8V, 10pF) to optimize across SSO currents & power. The output driver exhibits 50? (±20%) termination across PVT to reduce reflections at higher operating frequencies. Supply cells for VDDIO, VREF, and core VDD include necessary built-in ESD circuitry. A 5V I2C / SMBUS open-drain (fail-safe) cell, 5V OTP programming gate cell and 1.8V & 3.3V analog cells with ESD protection are included. The library features protection break cells to allow for separate grounds while maintaining ESD robustness. ESD design targets are 2KV HBM, & 500V CDM, yet this library has consistently demonstrated 4KV HBM. This library can also support 2KV IEC 61000-4-2 system ESD with appropriate integration

Key Features

  • Multi-voltage 1.8V / 3.3V switchable operation
  • 4 selectable drive strengths (25-235MHz @1.8V, 10pF)
  • Full-speed output enable
  • Independent power sequencing
  • 50? (±20%) source termination across PVT
  • Schmitt trigger receiver
  • 50K? selectable pull-up or pull-down resistor
  • ESD: 2KV HBM, 500V CDM, 2KV IEC 61000-4-2

Block Diagram

1.8V/3.3V Switchable GPIO With 5V I2C Open Drain & Analog in 16/12nm Block Diagram

Applications

  • RGMII, EMMC, SD, LVCMOS, GPIO, I2C, DDC, CEC, HPD, MIPI, and various other standards

Technical Specifications

Foundry, Node
16nm & 12nm
Maturity
Silicon-Proven
Availability
Immediate
TSMC
In Production: 12nm , 16nm
Pre-Silicon: 12nm , 16nm
Silicon Proven: 12nm , 16nm
×
Semiconductor IP