Filter IP
Welcome to the ultimate Filter IP hub! Explore our vast directory of Filter IP
All offers in
Filter IP
Filter
Compare
33
Filter IP
from 18 vendors
(1
-
10)
-
Multi Channel FIR Filter
- Multi Channel FIR filter
- Selectable data and coefficient widths
- Selectable number of data channels
- Selectable number of filter taps
-
Power and Ground BondPads that include CC-100IP Digital and Switching Circuit Power Reduction Technology, Featuring 20% to 40% Total Dynamic Power Reduction
- 20% to 40% Digital and Dynamic Power Reduction
- Fits into any IC bondpad
-
CC-100IP-PI Power Integrity Enhancement IP
- Occupies the same on chip area as standard DCAPs with at least a 600X effective capacitance increase
- Up to a 36% Dynamic Power and RF Emissions Reduction
- On-Chip Cybersecurity Enhancement
- 25% Reduction in Capacitor ESL
-
ASIP-2
- Platform to design Application Specific Instruction Set Processors (ASIPs).
- Ideal for supporting multi-standard systems.
- Supports a wide range of complex DSP functions.
- The ASIP2 performs Fast Fourier Transform (FFT) to convert time domain signals to frequency domain signals for further processing. It supports FFT sizes from 4 to 8K.
-
ASIP-1
- Platform to design Application Specific Instruction Set Processors (ASIPs).
- Ideal for supporting multi-standard systems.
- Supports a wide range of complex DSP functions .
- The ASIP1 supports the implementation of multiple DSP functions such as Kalman filtering suitable for IQ mismatch.and Finite and Infinite Impulse Response filtering with higher filter order.
-
Ultra-speed FIR Filter
- Systolic array for speed and scalability
- Configurable coefficients
- Configurable data width
- Configurable number of taps
-
TX & RX FIR Filter specifically to support DSP Application
- Synthesizable, technology-independent IP Core for FPGA/ASIC and SoC
- Coded with Verilog
- It support 2 type of filters, Equiripple and Root Rise Cosine (RRC)
- 16/12-bit Fixed-Point Representation/Operation (Imaginary and Real Number)
-
-
Serial FIR Filter
- Serial Arithmetic for Reduced Resource Utilization
- Variable Number of Taps up to 64
- Data and Coefficients up to 32 Bits
- Output Size Consistent with Data Size
-
Parallel FIR Filter
- Variable number of taps up to 64
- Data and coefficients up to 32 bits
- Output size consistent with data size
- Zero-latency operation
