TSMC explains 40nm yield problems, metal-gate stacks and why 100 per cent utilisation is bad
With Morris Chang back in the CEO seat, it was a different kind of Taiwan Semiconductor (TSMC) that you could hear on the second quarter 2009 results conference call today. Analyst questions actually got some answers for a change, not least a hint as to which way TSMC plans to go with the high-k, metal-gate process for the future 28nm node.
The company will be taking the same route as Intel and UMC with a so-called gate-last process, not the gate-first approach favoured by IBM and the Common Platform partners. However, that answer from senior director of advanced process technologies Mark Liu did not arrive without a little prodding from his boss. It's hard to imagine former CEO - and now man in charge of finding new markets at TSMC - Rick Tsai making sure Liu answered the question.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Blogging from Taiwan: TSMC and 40nm Yield
- TSMC 40nm Yield Explained!
- Moore’s Law and 40nm Yield
- TSMC on 40nm and 28nm yield issues
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms