TSMC explains 40nm yield problems, metal-gate stacks and why 100 per cent utilisation is bad
With Morris Chang back in the CEO seat, it was a different kind of Taiwan Semiconductor (TSMC) that you could hear on the second quarter 2009 results conference call today. Analyst questions actually got some answers for a change, not least a hint as to which way TSMC plans to go with the high-k, metal-gate process for the future 28nm node.
The company will be taking the same route as Intel and UMC with a so-called gate-last process, not the gate-first approach favoured by IBM and the Common Platform partners. However, that answer from senior director of advanced process technologies Mark Liu did not arrive without a little prodding from his boss. It's hard to imagine former CEO - and now man in charge of finding new markets at TSMC - Rick Tsai making sure Liu answered the question.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Blogging from Taiwan: TSMC and 40nm Yield
- TSMC 40nm Yield Explained!
- Moore’s Law and 40nm Yield
- TSMC on 40nm and 28nm yield issues
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview