PHY IP: the last frontier of configurability?
September 29, 2009
An IP announcement by LSI last week highlights several key issues in the design of a modern serial interface PHY. The block, the PHY 9500, is the fast serial interface member of a complete library of critical IP blocks for implementing mass storage controller SoCs, the TrueStore family. The PHY 9500 supports SATA 6G, SAS 6G, and Fibre Channel 4.25G interfaces from one block.
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- How to Verify Complex PIPE Interface Based PHY Designs?
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
- 4nm 112G-ELR SerDes PHY IP
- Enabling the Global 800G Ecosystem with 112G Ethernet PHY IP