PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
Billions of internet-connected devices and data-intensive real-time applications are expected to appear on the market in the near future and 100 Gigabit Ethernet (GE) speeds, common in data centers today, will just not be fast enough to handle the bandwidth. Therefore, we’re already anticipating the need for data center operators to migrate their networks from 100 GE to 400 GE, creating demand for faster memory and faster serial bus communications.
PCIe is a high-speed, differential, serial standard for point-to-point communications. Each new generation of the PCIe standard offers additional features and faster data transfer rates than the previous generation. The latest generation, PCIe 5.0, will double the throughput rate of PCIe 4.0. The transfer rate of PCIe 5.0 is 32 gigatransfers per second (GT/s) versus the 16 GT/s supported by PCIe 4.0. With 64 gigabytes per second (GB/s) of unidirectional transfer bandwidth, PCIe 5.0 provides data throughout at 128 GB/s of bidirectional traffic.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- 1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!
- PCIe 5.0 Demos: IP and VIP for AI, Cloud, Storage, and Networking
- Signing off PCIe 5.0 Verification with Synopsys VIP
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?