MoSys, GigaChip, and a focus on systems
February 21, 2011
A new alliance to drive short-range serial interface performance may end up having as much momentum as the Interlaken effort for multi-gigabit chip-to-chip links. In mid-February, Altera Corp. completed its interoperability testing with the Bandwidth Engine developed by MoSys Inc., in which Altera’s transceivers on the Stratix IV GT device have been demonstrated in a serial memory application.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related Blogs
- Altera Licenses MIPS32 Processor Architecture
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Altera at 28nm: rethinking the FPGA
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms