Altera Licenses MIPS32 Processor Architecture
Even though it’s an obvious technological slam dunk, the fusion of FPGA fabrics with microprocessor architectures on one slab of silicon has a checkered history. Often it seems, either the wrong processor architecture ended up on the silicon or the grafting of the FPGA fabric to the processor’s buses seemingly failed to knit properly. In any case, FPGAs with on-chip hard IP processor cores have not set the world on fire. In addition, although FPGA fabrics can be used to implement soft-IP processors, the result is a lot like trying to teach a pig to sing. The synthesized processors run very slowly, primarily because of the extreme routing congestion around the processor’s register file. The hand-optimized processor cores offered by the major FPGA players are useful and faster, but they're not especially powerful. Microprocessor cores are about four times faster when implemented as hard cores on the FPGA’s silicon. Consequently, the on-and-off marriage of processors and FPGAs has therefore been somewhat quiet for a while. Until now.
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related Blogs
- ARM's Cortex-A15: A big step up for the ARM processor architecture. Targeting 32nm and 28nm technology nodes
- Synopsys' EM5D and EM7D Processor Cores: The ARC Architecture Gains DSP Capabilities
- How to Choose an Architecture for a Domain-Specific Processor
- Processor architecture optimization is not a barrier for university researchers