Altera at 28nm: rethinking the FPGA
February 2, 2010
Altera this morning took the unusual step of discussing their architectural strategy for the next generation of FPGAs far in advance of even product sampling. The reasons is that for Altera at least, 28nm will mark a clear inflection point between the days when FPGA roadmaps were driven by Moore's-Law scaling and the era in which it will require major architectural innovations to deliver better performance in customers' applications.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Altera and Xilinx Eyeing 28nm FPGA Dominance
- Altera's intros 28nm Stratix V FPGA family
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- TPACK's role in Altera designs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?