Price for a new SATA I/O $700M. A complete AMS verification? Priceless!
February 2, 2011
The big news of the morning was that Intel has discovered a “design error” in a 65nm support chip for their new Sandy Bridge based systems, affecting the SATA disk-drive I/O controller.
“The chipset is utilized in PCs with Intel’s latest Second Generation Intel Core processors, code-named Sandy Bridge. Intel has stopped shipment of the affected support chip from its factories.”
Apparently the problem is not “functional“, and is due to “degradation” of performance that was discovered post-silicon during the company’s “ongoing QA“. In their update conference call, Intel said the root cause was due to “a design oversight“, and could be fixed in one of the “later layers of metal“.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- ARM IP and Intel Custom Foundry collaboration: A new era for premium mobile design
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- 4 Ways that Digital Techniques Can Speed Up Memory Design and Verification
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms