Price for a new SATA I/O $700M. A complete AMS verification? Priceless!
February 2, 2011
The big news of the morning was that Intel has discovered a “design error” in a 65nm support chip for their new Sandy Bridge based systems, affecting the SATA disk-drive I/O controller.
“The chipset is utilized in PCs with Intel’s latest Second Generation Intel Core processors, code-named Sandy Bridge. Intel has stopped shipment of the affected support chip from its factories.”
Apparently the problem is not “functional“, and is due to “degradation” of performance that was discovered post-silicon during the company’s “ongoing QA“. In their update conference call, Intel said the root cause was due to “a design oversight“, and could be fixed in one of the “later layers of metal“.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- ARM IP and Intel Custom Foundry collaboration: A new era for premium mobile design
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- 4 Ways that Digital Techniques Can Speed Up Memory Design and Verification
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview