Intel's Borkar hints at future of SoC architecture and semiconductor test
November 4, 2009
In a plenary talk at the International Test Conference this morning Intel fellow Shekhar Borkar offered a tightly-reasoned description of how IC architectures will look in a few years, with some observations about the future these architectures imply for test engineers. The talk certainly represented the views of Intel's director of microprocessor technology, and may indicate the general direction of thinking within the company.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- The Five Must-Have Features of Modern Automotive SoC Architectures
- Want to see the future of low-power SoC design? Have a look into Gary Smith’s crystal ball
- Semiconductor Assembly and Test Services (SATS) Market and Leaders
- On-chip networks: Future of SoC design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?