EDA Tech Forum: Deep dive in the Electronic Design Automation world
The Mentor Graphics' EDA Tech Forums at the Williams F1 Conference centre in Oxfordshire, UK provided an interesting diversity of topics I would summarize that tomorrow’s tools as well as new IP development will ensure we keep getting smarter and smarter mobile devices in our pockets without having to carry your charger!
Dr. Wally Rhines', Mentor Graphics CEO, keynote “Delivering 10X Design Improvements” made the day’s goal quite clear from the start. To achieve this tenfold increase of transistor number, we need to continuously create better methods and not only try and improve older ones. Dr. Rhines insisted that the progress made is following “The Learning Curve” and not Moore’sLaw that Gordon Moore himself revised a couple of times. At the current growth rate, Wally stated we would reach this 10X threshold in 2018 (+49% transistor/year; +13% units shipped/year) and because studies show that new tools take roughly 8 years to be widely adopted, how to tackle the 40 Billion transistor mark is being established now.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Unleashing the Potential of RISC-V: A Recap of the SiFive Tech Forum
- The Top Five Takeaways from the Cybersecurity Panel at the Autonomous Tech Forum 2024
- Cadence summits Denali
- Which Direction for EDA - 2D, 3D, or 360?
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview