Why EDA in the cloud will come from startups
October 12, 2011
By now the EDA community should know that cloud computing in the industry is inevitable. Most CPU-time hungry tasks (e.g., logic simulation, extraction, physical verification) in the design flow cannot substantially be improved at the algorithmic level. Thus we must rely on massive parallelism to reduce wall time to acceptable levels. And since nobody wants to buy and manage compute farms of thousands of nodes for peak usage, using a public cloud is the next natural step.
But this is a hard step.
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
Related Blogs
- EDA in the Cloud: Astera Labs, AWS, Arm, and Cadence Report
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- Plunify, a glimpse at EDA in the cloud
- EDA in the cloud: shall we be scared?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?