Plunify, a glimpse at EDA in the cloud
September 7, 2010
A month ago I stumbled upon Plunify, a startup that gives a fresh twist to EDA. Founded by HarnHua Ng and Kirvy Teo and established in Singapore, Plunify provides online access to various FPGA synthesis tools in the cloud. Through a slick web 2.0 interface, the user submits its design, which is then synthesized for a range of timing/area trade-offs on various FPGA devices. Once done the user can look at the different results in terms of both devices and performances. The whole process is streamlined and fully automated.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- EDA in the cloud: shall we be scared?
- The Cloud a better match for FPGAs?
- What does Amazon's multiday cloud outage mean for EDA cloud services?
- Amazon's cloud service crash permanently lost data. Think this has implications for EDA?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms