EDA in the cloud: shall we be scared?
Today’s cloud market is hard to estimate and depends a lot on the analyst. One report predicts that the global cloud computing market is expected to grow from $37.8 billion in 2010 to $121.1 billion in 2015, with SaaS (Software as a Service) contributing for three quarter of this market. Regardless of the actual size, cloud computing means to commoditize processing power, leading to economy of scale and flexibility.
I wrote, like many others, that cloud-based EDA solutions are inevitable: there is no magic algorithm that will reduce the ever-increasing complexity of designing and verifying a digital device (FPGA, ASIC, or SW/HW co-design). The only way to keep pace with the complexity is massive parallelism.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- EDA in the Cloud: Astera Labs, AWS, Arm, and Cadence Report
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- Plunify, a glimpse at EDA in the cloud
- What does Amazon's multiday cloud outage mean for EDA cloud services?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms