Time to rethink EDA flows and tool infrastructure
Recently, I have had the pleasure of talking to a number of entrepreneurs within the EDA space and got to hear some of their concerns and recommendations for people thinking about starting a new company. The results of those will be appearing here within EDN and in my EDA Designline blogs. One of the themes running through those interviews has been how much harder it is today compared to 10 or 20 years ago. John Sanguinetti, CTO of Forte Design Systems, said it is no longer possible to think about a company formed by two or three people spending two or three years to build a new product. One of the big reasons stated is that the design flows in place today are so complex and that so many pieces and interfaces have to be provided to fit into those flows.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- EDA Tool Chain Too Complex
- 3D chips: design tools
- What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
- 10 ways to get your EDA tools to run faster, smoother, and longer
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms