3D chips: design tools
One of the open areas for 3D chip design is what the design methodology needs to be and what design tools will be required. A more fundamental issue is going to be the business model to pay for tool development. At least in the short term, only a few 3D designs are going to be done and so a conventional EDA “build the tools and wait for everyone to do 3D designs” is not going to work. In fact Antun Domic of Synopsys, presenting at the 3D conference, explicitly pointed this out: EDA works economically when a large number of people use the same methodology so that the methodology can be wrapped up in the tools and sold in volume. Wally Rhines at the EDAC CEO forecast meeting said the same thing: that if semiconductor vendors expected to get 3D tools without paying incrementally for them then it was unlikely to happen.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- 3D chips: IBM server
- What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- Virage to acquire ARC
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?