ARM show new AMBA specs: think FPGAs and multicore
ARM this morning took the wraps off its plans for release of a new silicon interconnect specification: AMBA 4. The company intends to publicly describe AMBA 4 in two phases during this year. IP products implementing the specification will follow later in the year.
Director of marketing for fabrics Michael Dimelow explained that evolution in ARM's markets has created requirements for the new spec. One set of driving forces is exemplified by ARM's joint development with Xilinx. The point of that work is not to implement a small ARM core in an FPGA. That's a solved problem. Rather, the work focuses on creating a framework for advanced SoCs—such as Internet-Protocol switch and packet-processor ICs—with substantial ARM CPUs, function-specific accelerators, and large embedded RAMs. Such chips are not small-scale microcontroller-like implementations, nor are they prototypes of ASIC designs. They are in themselves multicore SoCs that attempt to exploit the enormous potential bandwidth of the latest FPGAs.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- Reviewing the Latest Arm AMBA ACE5-Lite Protocol Specification Updates
- Synopsys Introduces the Industry's First Verification IPs for Arm AMBA 5 AXI-J and APB-E
- Moving AMBA forward with multi-chip and CHI C2C
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?