TierLogic lifts the veil: another take on the 3D FPGA
March 11, 2010
TierLogic, yet another large and expensive FPGA start-up that has been in stealth mode for years, today unveiled a radical approach to increasing the density and utility of large programmable logic devices. Like previously-announced Tabula, TierLogic describes their design as a 3D FPGA. But the two approaches are totally unlike each other, and neither is related to the concept of 3D ICs—involving stacked dice and through-silicon vias—that is currently the hot topic in SoC-of-the-future circles.
To read the full article, click here
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related Blogs
- Is the Buzz around Xilinx's 2.5D FPGA Justified?
- Altera and Micron help propel HMC, but will 3D packaging limit interest?
- Open ARM-wrestling in FPGAs
- Why FPGA startups keep failing