Using system services for real time embedded multimedia applications
Embedded.com
Oct 31 2005 (9:00 AM)
As embedded processing solutions gain in complexity and popularity, software engineers find the need to port multimedia algorithms from proof-of-concept PC-based systems with ample memory to embedded systems where resource management is essential to meet performance requirements.
Ideally, they want to achieve the highest possible performance without increasing the complexity of their “comfortable” programming model in terms of power consumption, memory allocation and performance.
What’s more, as applications blur the line between the realms of signal processing and control, into the realm of “convergent processing,” the software programming models from the two different worlds often collide. The challenges for the programmer dovetail with the challenges that silicon providers face - how can customers take advantage of features that enhance performance without overcomplicating their programming model?
Processor vendors take a multi-tiered approach to resolving this dilemma: adding hardware “hooks” on the silicon itself, providing a low-level software infrastructure that facilitates task scheduling and resource management, and offering a variety of operating systems that hide this complexity, to a great extent, from developers.
To read the full article, click here
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related White Papers
- Optimizing embedded software for real-time multimedia processing
- Anti tamper real time clock (RTC) - make your embedded system secure
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- Enabling security in embedded system using M.2 SSD
Latest White Papers
- Adaptable Hardware with Unlimited Flexibility for ASIC & SoC ICs
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Soft Tiling RISC-V Processor Clusters Speed Design and Reduce Risk
- 8051s in Modern Systems: Interfacing to AMBA Buses