Using a processor-driven test bench for functional verification of embedded SoCs
Oct 4 2006 (12:56 PM), Embedded.com
For designs that incorporate or interface to an embedded CPU, processor driven tests can be a valuable addition to the suite of tests used to perform functional verification. Simply stated, Processor Driven Tests, or PDTs, are test vectors driven into the design via the processor bus and can originate from several types of processor models.
For a bus functional model these tests consist of a sequence of reads and writes to various register or memory locations serviced by the processor bus. In this mode, they resemble an HDL test bench where the bus functional model relieves the user of handling the complexity and detail of the bus protocol.
With a full functional model of the processor, tests in the form of embedded code are written in C or assembly and are compiled to the target processor. These tests more accurately replicate design function where the processor comes out of reset and begins fetching instructions which result in reads and writes to registers of peripherals, IP or custom logic.
A third method is to leverage the bus functional processor model to generate constrained random bus cycles. This mode is useful to load the bus with processor cycles while the ability for other bus masters to perform their data transfers is evaluated.
In this article we discuss each of these processor driven testbench methods in detail and present their strengths and weakness. We also examine the inherent value of combining PDT with traditional HDL testbenches.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- A formal-based approach for efficient RISC-V processor verification
- Improving analog design verification using UVM
- Metric Driven Verification of Reconfigurable Memory Controller IPs Using UVM Methodology for Improved Verification Effectiveness and Reusability
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience