Insuring silicon Intellectual Property interoperability with OCP consensus profiles
Embedded.com -- (05/13/08, 12:05:00 AM EDT)
The ability to use internally and externally developed IP (Intellectual Property) cores in ASIC creation is essential to achieving high quality products and time-to-market for any designer of ASICs and SoCs.
Since 2001, OCP-IP (Open Core Protocol " International Partnership) consortium has provided an open standard synchronous protocol for point-to-point interconnection of IP modules.
OCP has a wide range of configuration parameters which makes OCP uniquely easy to be optimized to fit the varying demands of a wide range of IP cores and systems.
When the parameterization of the master and slave interfaces do not match, the protocol defines a set of rules that both ensure interoperability wherever possible, and describes behavioral restrictions on the master and/or slave to increase interoperability.
When the interface parameterization differs sufficiently that key master or slave functionality is not supported by the other side, protocol conversion bridging is occasionally required. When the IP cores that are inconsistent are separated by a shared interconnect, it is sometimes a role of the interconnect to provide this protocol conversion.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Silicon Intellectual Property - Delivering value to customers
- Intellectual property adolescence
- Designers find tools, intellectual property wanting
- Special Report: Intellectual Property
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience