Time carefully the adoption of your next-generation processor
Can you maximize first-to-market opportunities and minimize the extra risks of early adoption?
Robert Cravotta, Embedded Insights Inc
EDN, October 6, 2011
One of the first expressions I learned as a young embedded-system developer was “Smart money avoids Version 1.0.” Back then, there was little expectation that even a compiler would be available to developers soon after the availability of a new processor. Working with a new processor or development tool meant your own development team would experience some of the growing pains of determining what worked properly and what work-arounds were necessary to get the system to do what it needed to do.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- TI's MSP430 vs. ST Microelectronics' ARM Cortex-based processor for battery-powered apps
- Test engineers must join ASIC flow early
- SoC Test and Verification -> Assertions speed processor core verification
- Executive Comment: The leap to 0.13-micron poses risks - Nov 17, 2001
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference