Time carefully the adoption of your next-generation processor
Can you maximize first-to-market opportunities and minimize the extra risks of early adoption?
Robert Cravotta, Embedded Insights Inc
EDN, October 6, 2011
One of the first expressions I learned as a young embedded-system developer was “Smart money avoids Version 1.0.” Back then, there was little expectation that even a compiler would be available to developers soon after the availability of a new processor. Working with a new processor or development tool meant your own development team would experience some of the growing pains of determining what worked properly and what work-arounds were necessary to get the system to do what it needed to do.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- TI's MSP430 vs. ST Microelectronics' ARM Cortex-based processor for battery-powered apps
- Test engineers must join ASIC flow early
- Executive Comment: The leap to 0.13-micron poses risks - Nov 17, 2001
- Customized DSP -> DSP IP cores fuel PLD adoption