Time carefully the adoption of your next-generation processor
Can you maximize first-to-market opportunities and minimize the extra risks of early adoption?
Robert Cravotta, Embedded Insights Inc
EDN, October 6, 2011
One of the first expressions I learned as a young embedded-system developer was “Smart money avoids Version 1.0.” Back then, there was little expectation that even a compiler would be available to developers soon after the availability of a new processor. Working with a new processor or development tool meant your own development team would experience some of the growing pains of determining what worked properly and what work-arounds were necessary to get the system to do what it needed to do.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- TI's MSP430 vs. ST Microelectronics' ARM Cortex-based processor for battery-powered apps
- Test engineers must join ASIC flow early
- SoC Test and Verification -> Assertions speed processor core verification
- Executive Comment: The leap to 0.13-micron poses risks - Nov 17, 2001
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience