Power awareness in RTL design analysis
Narayana Koduri, Atrenta Inc.
EETimes (7/23/2012 11:32 AM EDT)
With the plethora of mobile and consumer applications redefining the requirements for designing chips for low power requirements, designers have to be aware of power intent formats like Si2’s CPF (Common Power Format) and Accellera’s IEEE1801 UPF (Unified Power Format) to define and capture power intent for design implementation and verification. Designing and analyzing low power management in chip designs can best be accomplished at RTL, where designers adopt these formats to implement low power strategies like voltage and power islands. In this article, we will discuss several approaches on how these formats play a key role in capturing power intent for RTL design analysis and verification.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Reducing power in AMD processor core with RTL clock gating analysis
- Low Power Design in SoC Using Arm IP
- Power analysis in 7nm Technology node
- Throttle IP Core Power Dissipation: Use RTL Power Analysis Early and Often
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience