Concurrent hardware/software development
By M. Buckley
Embedded System Engineering
www.esemagazine.co.uk
Matt Buckley describes a methodology to give software developers access to working emulations of IP blocks generated from the system specification – allowing software and hardware development to proceed concurrently.
Many designers recognise the need to concurrently develop system software and hardware. There are many tools now available that allow a system architect to specify a system design independent of the hardware/software division. However, before implementation can begin a division between the hardware and the software must be specified. At this point the development of software and hardware generally follow separate paths. The hardware and software designers will both be given a copy of the system specification created by the system architect. The hardware and software are then developed independently from each other. The hardware designers verify their design via simulation with test benches that they develop based on the system specification. Similarly the software designers use the system specification to create an abstract model of the hardware system. This abstract model is then used to develop the software design.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- USB Host IP-Core Hardware and Software Concurrent Development
- Concurrent hardware/software development
- For smoother embedded systems development, design-out the hardware
- Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience