Creating the Zynq Virtual Platform, Including Errata
Although I have never contributed any code to the Linux kernel, the headline We are all Linux developers now on linux today caught my eye. One of the things that amazes me is how many embedded products use Linux and how they deal with all of the complexity. Nearly every product has similar but different hardware, and keeping it all straight and shipping a product with working software in the dynamic world of Linux is impressive.
As a virtual platform developer these details hit me every so often, but I actually enjoy learning and finding connections to the greater software development world. This story is about creating a model of the PL310 L2 cache controller for the Zynq Virtual Platform I have previously described. At Cadence, we create Virtual Platform models from an IP-XACT description of each hardware block (I'll save the details of this flow for another day), but needless to say we sometimes encounter situations where gaps are revealed between the spec and what the Linux kernel actually does. Today, I hit one such situation.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- The Zynq Virtual Platform: Not Just for Pre-Silicon
- Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform
- Using Scoreboards and Virtual Platforms for Software Verification
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview