Xilinx ARMs itself for battle
October 20, 2009
Xilinx announced today that it has entered into a strategic development relationship with ARM. This is great news for users of Xilinx devices and the FPGA design community since it brings the most powerful embedded processor to the most prolific programmable platform.
Do you remember the push for what LSI Logic was calling Structured ASICs?
To read the full article, click here
Related Semiconductor IP
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
- I2C Controller IP- Master / Slave, Parameterized FIFO, Avalon Bus
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
Related Blogs
- PLD Overview: Xilinx and Altera
- What to read in Xilinx' and Altera's third quarter results
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- How can Xilinx improve its bottom line