Synopsys supports launch of Arm AMBA 5 AXI5, ACE5 protocols with 1st source code test suite and VIP
Through a blog post by Jeff Defilippi, Arm has just announced the new Arm AMBA 5 AXI5, ACE5 and ACE5-Lite protocols; you can request the the latest AMBA 5 specs through a link in that blog. These protocols are employed by Arm's latest technology, including DynamIQ processors like Cortex-A55 and Cortex-A75 as well as the Arm CoreLink CMN-600 Coherent Mesh Network. In his blog, Jeff does a great job of introducing the new features and benefits of these protocols, including the many updates and enhancements to AXI, ACE and ACE-Lite.
Synopsys is proud to have collaborated with Arm on the development of this new AMBA 5 AXI5 and ACE5 specification and also deliver the first source code test suite and Verification IP (VIP) for these new protocols. In his blog on this new offering, Ankur Jain talks about the early adopter customer success using these products, which were developed concurrently with the specification.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Industry's First Source Code Test Suite and Verification IP for Arm AMBA ACE5 and AXI5 Enables Early Adopter Success
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- Synopsys Introduces the Industry's First Verification IPs for Arm AMBA 5 AXI-J and APB-E
- Industry's First Verification IP for Arm AMBA CHI-G
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?