Oasys or Mirage?
July 21, 2009
That’s the question that everyone was asking last week when Oasys Design Systems came out of stealth mode with a “chip synthesis” tool they claim leaves Synopsys’ Design Compiler and other synthesis tools in the dust. According to Sanjiv Kaul, Chairman of Oasys and former VP of Synopsys’ Implementation Business Unit, RealTime Designer can synthesize full chips up to 100 million gates in a single run, and do so 20x faster with smaller memory requirements and achieving better quality of results. Oh, and it also produces a legalized cell placement that can be taken forward into detailed routing.
Well, I had 3 different reactions to these claims:
To read the full article, click here
Related Semiconductor IP
- Special Purpose Low (Statistical) offset Operation Amplifier
- Rail to Rail Input and Output Operational Amplifier
- Special Purpose Low offset Operational Amplifier
- Special Purpose Low offset Operational Amplifier
- High Current, Low offset fast Operation Amplifier
Related Blogs
- Oasys for FPGA Synthesis? Hmmmm...
- Synopsys introduces Matlab-to-RTL synthesis path for datapaths
- Configure or customize: a persistent issue for the IP industry
- How to design a 40-billion-transistor SoC (and live to tell the tale)
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+