NoC Interconnect Technology Becoming Mainstream
Gartner analyst Jim Tully’s assessment that network on chip (NoC) technology will be “mainstream” in two to five years is an acknowledgement of the technical and commercial success NoC interconnect IP has had in the consumer electronics system on chip (SoC) market over the last couple of years.
As reported by EE Times, Gartner’s latest “Hype Cycle for Semiconductors” shows Network on Chip technology climbing the “slope of enlightenment” after its sojourn in the “trough of disillusionment.” As SoCs have become more complicated, SoC makers like Texas Instruments, Toshiba and LG have chosen to use NoC technology to proactively address wire routing congestion issues, timing closure failures and the need to easily create derivative SoCs based on a single SoC.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- Busses, Crossbars and NoCs: The 3 Eras of SoC Interconnect History
- Xilinx announces first stacked silicon interconnect technology
- The Chinese Tianhe-1A supercomputer: It's the interconnect, stupid!
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview