How far can multicore SoC scaling go? Cavium's Octeon II
May 13, 2010
In network switching applications, multicore SoC architectures appear to be crossing a threshold between two paradigms. When multicore chips first appeared there was a clear distinction in the hardware between the control and data planes. One or a few general-purpose CPU cores sat in the control plane with their own caches and their own—usually AMBA—bus structure. A cluster of special-purpose processors sat in the data plane with their own buffers and interconnect scheme, and a bridge to the control-plane bus.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- Makimoto's Wave Revisited for Multicore SoC Design
- How to Build a Deadlock-Free Multi-cores SoC?
- ARM show new AMBA specs: think FPGAs and multicore
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview