How far can multicore SoC scaling go? Cavium's Octeon II
May 13, 2010
In network switching applications, multicore SoC architectures appear to be crossing a threshold between two paradigms. When multicore chips first appeared there was a clear distinction in the hardware between the control and data planes. One or a few general-purpose CPU cores sat in the control plane with their own caches and their own—usually AMBA—bus structure. A cluster of special-purpose processors sat in the data plane with their own buffers and interconnect scheme, and a bridge to the control-plane bus.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- Makimoto's Wave Revisited for Multicore SoC Design
- How to Build a Deadlock-Free Multi-cores SoC?
- ARM show new AMBA specs: think FPGAs and multicore
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?