How far can multicore SoC scaling go? Cavium's Octeon II
May 13, 2010
In network switching applications, multicore SoC architectures appear to be crossing a threshold between two paradigms. When multicore chips first appeared there was a clear distinction in the hardware between the control and data planes. One or a few general-purpose CPU cores sat in the control plane with their own caches and their own—usually AMBA—bus structure. A cluster of special-purpose processors sat in the data plane with their own buffers and interconnect scheme, and a bridge to the control-plane bus.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- Makimoto's Wave Revisited for Multicore SoC Design
- How to Build a Deadlock-Free Multi-cores SoC?
- ARM show new AMBA specs: think FPGAs and multicore
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms