IP Subsystems Are Nothing New
I’ve been hearing the term “IP subsystem” lately, and it seems to be the latest newfangled buzz word in the SoC semiconductor and IP industry, second only to “virtualization.” Much of the context for this growing interest in IP subsystems has been inspired from the work of Rich Wawrzyniak in his Semico Research report, “IP Somap2430 has iva2 ip subsytemubsystems: The Next IP Market Paradigm – October 2010.”
Rich was kind enough to send me the table of contents and an extract of the executive summary of this report, and I will say that I agree with the conclusion: Instead of integrating discrete IP blocks, “SoC designers are now looking to move up a layer of abstraction to design with system-level functionality to reduce the effort and cost associated with complex SoC designs today.”
And Rich also states that, “the concept of an IP subsystem is not a new one.”
However, I am confused about why people think this is new, and whether our definitions of an IP subsystem go far enough.
Are IP Subsystems New?
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Are IP subsystems the next big IP category?
- Integrated MIPI Display IP Solution Delivers Performance for New Use Cases
- Arm introduces new high-performance Corstone Subsystems for MCU and A-class applications
- New ASIL D Certifications Broaden CAST's Functional Safety IP Line
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?