Orca shows a full dual-mode Bluetooth core in CMOS
The market trajectory of Bluetooth shows the value of perseverance. From a premature launch resulting in something remarkably similar to abject failure, Bluetooth became the unquestioned standard for people who wanted to wear a low-gain microwave oven next to their skulls, recharge the thing every night, and say “sorry, what was that?” a lot. From such humble success the standard has gone on to become a quite plausible $75 replacement for a meter of six-conductor cable. And with the addition of the Extended Data Rate (EDR) and Low-Energy modes, Bluetooth could become, almost by default, a major factor in all sorts of near-field communications, including the machine-to-machine kind.
As Bluetooth spreads into applications requiring significant levels of integration, it begins to present a problem for SoC designers. A Bluetooth transceiver is a relatively sophisticated 2.4 GHz spread-spectrum radio: not the sort of thing you license at RTL and hand off to a subcontractor to synthesize and integrate. In fact, there are only a few complete Bluetooth radio cores on the market. Most of the IP out there is in the form of building-blocks, intended for design teams who know their way around the inside of a digital radio.
This situation makes an announcement by IP developer Orca Systems this week quite intriguing.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- IP Cores: How to Get There from Here
- Microprocessor Architecture and the Future of EDA Tools and IP Cores
- IBM Introduces New PowerPC CPU Core
- The silicon behind Android
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?