What you need to know about EDA360
June 1, 2010
Cadence unveiled EDA360 in April. Now that I found the time to read its 28-pages white paper, I can finally comment on it.
EDA360, John Bruggeman’s brainchild, is a manifesto that promotes a vision for the future of EDA. In a nutshell, it states the following:
- So far EDA has been providing the tools to IC creators: design, implement, and verify ICs.
- With the development cost of 32nm SoC reaching $100M, only a handful of semiconductor companies will still create ICs in the next future.
- With modern consumer electronics fueled by apps-based model, electronic design is moving from a hardware-first to a software-centric industry.
- Future SoC will be designed top-down, with software and apps requirements driving the integrations of IPs, DSPs, GPUs, CPUs and cores (ARM, MIPS, x86, etc).
- EDA needs to provide the environment for integrating and optimizing software and hardware resources.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Cadence EDA360 Redux!
- EDA360 Is More Than Design IP Plus Software Drivers
- ARM's Cortex-A15: A big step up for the ARM processor architecture. Targeting 32nm and 28nm technology nodes
- When will you be facing these 28nm design challenges?
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview