Heard at DAC: Is workflow automation the next frontier for EDA?
Three exhibitors on the show floor at DAC this year stood out from the crowd-not for their huge booths or the novelty of their new products, but simply by being so different from the mainstream of EDA thinking. The three were Dassault Systemes ENOVIA, IBM Software Group, and Methodics. Each is involved, in one way or another, with Product Lifecycle Management. PLM plays a growing role in enterprise operations generally, and as the scale of IC design efforts increases, like it or not PLM probably lies in the future for many chip design teams.
But what is it? PLM is one of those grand terms so capacious that it risks conveying nothing at all. But to the IC design profession it has some specific meanings. One-perhaps the first to be automated in the EDA world-is simply version control. A second aspect is workflow management: tracking data sets, tasks, and outcomes through an organization as the project progresses. Combine these and season with message-tracking, conferencing, and perhaps a Wiki, and you get an inter-team collaboration platform.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- EDA Tech Forum: Deep dive in the Electronic Design Automation world
- Electronic Design Automation (EDA): Failure of Capitalism?
- Cadence summits Denali
- Which Direction for EDA - 2D, 3D, or 360?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?